

Title	Page
Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG ,CPU-Memory	3,4
CPU-Power ,CPU-GND	5,6
DDR III DIMM 1 ,DDR III DIMM 2	7,8
CP-PCI /E/DMI/USB/CLK	9
CP-SATA/HOST/FAN/GPIO/VGA	10
CP-SMB/LPC/AUDIO/RTC/RST	11
CP-POWER,GND/NVRAM	12,13
CP STRAPS	14
Reserved	15
SIO-Fintek NCT6681D	16
HDMI IN	17
BIOS Request Form	18
HDMI OUT	19
LAN-RTL8111E	20
Audio Codec ALC887	21
USB Connector	22
SATA / FAN Control	23
ACPI Controller UPI	24
CP / CPU_SA Power	25
DDR Power - NCP5217	26
CPU_VTT - NCP5217	27
CPU CORE -NCP6151	28
VCCP AND CPU_GFX POWER	29
ATX/EMI/HOTKEY/LED	30
Manual Parts	31
CPU/PCH XDP	32
CARD READER-RTS5139	33
Scaler Circuit	34
Mini PCIE Slot	36
System Power 3V/5V	37
ASmedia USB3.0	38
GPU Circuit	39~52
LVDS Connector	53,54
Power Delivery	55
History	56

MS-AC751 Ver: 2.1

Intel -SugarBay plamform

CPU:

INTEL-Sandy bridge LGA1155

System Chipset:

INTEL-Cougar Point

OnBoard Chipset:

HD Audio Codec:ALC887

LAN-RTL8111E

SIO: NCT6681D

Main Memory:

DDRIII (1066/1333MHz) * 2 (Dual Channel)

Expansion Slots:

MINIPCI Express (X1) Slot * 2

PWM:

Controller:NCP6131 3+1Phase

Other:

SATA(SATA2-300MB/s) *2


USB2.0 *4



USB3.0 *2

HDMI OUT*1


MICRO-STAR INT'L CO.,LTD			
MS-AC75			
Size	Document Description	Rev	
Custom	Cover Sheet	2.1	
Date: 4/10/2012		Sheet	of 56

MS-AC77 / AA59 (MS-AC751)







SODIMM#A





SODIMM#B



H=11mm



CHANNEL A V SM VTT DECOUPLING CAPS





MICRO-STAR INT'L CO.,LTD





MS-AC75

Size C	Document Description DDR III SODIMM 2	Rev 2
Date: Thursday, June 28, 2012		Sheet 8 of 56

H61 SKU:USB ports 6, 7, 12 and 13 are disabled.



Pair		Device	OC
EHC1#1	0	USB Ext. Port ?	OC#0
	1	USB Ext. Port ?	OC#0
	2	USB Ext. Port ?	OC#1
	3	USB Ext. Port ?	OC#1
	4	-	
	5	Card Reader	
	6	X	
EHC1#2	7	X	
	8	Mini card (WLAN)	
	9	Mini card (TV)	
	10	Webcam	
	11	Touch Screen	
	12	X	
	13	X	



RTC : C266 / C267 20P change to 27P




MS-AC75

Size C	Document Description CP PCI/E/DMI/USB/CLK	Rev 2.
Date: Thursday, June 28, 2012	Sheet 0 of 56	


H61 SKU:SATA ports 2 and 3 are disabled.



Pull HIGH for PCH



GPIO FOR BIOS



AC75_21
COM PORT SKU
PCH_GPIO68 pull high
R351 stuff, R347 unstuff


AC751 21 & AC751 21 OPT:A
Non-COM PORT SKU
PCH_GPIO68 pull low
R351 unstuff, R347 stuff

AC751 21 -----> AA59 No COM
AC751 21 OPT: A -----> AC77 No COM

No VGA(pull down)



Enable VGA (CTRLCLK/DATA PULL HIGH)



MICRO-STAR INT'L CO.,LTD


MS-AC75

Size	Document Description	Rev
Custom	CP SATA/HOST/FAN/GPIO/VGA	2.1
Date: Thursday, June 28, 2012 Sheet 10 of 56		


Table 3-7. VCCPLL Decoupling Requirements

Capacitance	Qty	ESR (each)	ESL (each)	Filter	Placement	Notes
Aluminum Electrolytic 220µf	1	77mΩ	3.3nH	Output	North of processor - as close to RM keep-out as possible	1
10µf 0805 XSR	1	3mΩ	0.51nH	Output		1,2,3


5VREF & 5VREF_SUS Sequencing Circuit




PCH decoupling cap




MICRO-STAR INT'L CO.,LTD		
MS-AC75		
Size Custom	Document Description CP POWER	Rev 2.1
Date: Thursday, June 28, 2012	Sheet 12	of 56



DMI/FDI TERMINATION VOLTAGE
DC COUPLED: TX/RX TO VCC IF SAMPLED HIGH
DC COUPLED: TX/RX TO VSS IF SAMPLED LOW
AC COUPLED: TX SET TO VCC/2, RX SET TO VSS REGARDLESS OF THIS STRAP







MICRO-STAR INT'L CO.,LTD		
MS-AC75		
Size	Document Description	Rev
Custom	CP GND/NVRAM	2.1
Date: Thursday, June 28, 2012		Sheet 13 of 56

CP REQUIRED STRAPS


BOOT DEVICE	GNT1	SATA1GP/GPIO19
LPC	0	0
PCI	0	Floating
SPI	Floating	Floating




DMI AC/DC MODE
0 : AC
1 : DC *




Topblock swap override when pull-low
Signal has a weak internal pull-up



GPIO8
0 : Integrated Clocking Enable (FCIM)*
1 : Buffer Through Mode Enable (BTM)




GPIO28
0 : OD PLL VR disabled
1 : OD PLL VR enabled *
Signal has a weak internal pull-up



INT3_3V#
0 : ??????????????
1 : ?????????????? *

1: INIT3_3V to asserted for 16 PCI clock to reset the processor by some evens occur.
0: Can not to reset the processor.



INTVRMEN
0 : DISABLE INTERNAL VRM
1 : ENABLE INTERNAL VRM *

When these voltage regulators are enabled, the integrated GbE only operates at 10/100 Mbps during S3-S5.




DSWVRMEN
0 : Disable Internal Deep Sleep 1.05 V regulators.
1 : Enable Internal Deep Sleep 1.05 V regulators.

This signal enables the internal Deep sleep 1.05 V regulators. Must be connected even when not supporting DSW.




HDA_SYNC
OD PLL VR SUPPLY SEL
0 : 1.8V SUPPLY *
1 : 1.5V SUPPLY




HDA_SDO
Disable ME in Manufacturing Mode
when pull LOW ????


HDA_SDO has internal pull down.
Default should be connected to SDIN of codec, no pull up/down.
To Disable ME need to have a jumper to pull high



GPIO15
0 : TLS CIPHER SUITE WITH NO CONFIDENTIALITY *
1 : TLS CIPHER SUITE WITH CONFIDENTIALITY




DMI/FDI TERMINATION VOLTAGE
DC COUPLED: TX/RX TO VCC ISF SAMPLED HIGH
DC COUPLED: TX/RX TO VSS IF SAMPLED LOW *?
AC COUPLED: TX SET TO VCC/2, RX SET TO VSS REGARDLESS OF THIS STRAP




SPKR
0 : EN TCO REBOOT *
1 : DIS TCO REBOOT


Change to DSW3_3.
DavidZ.



In Deep Sleep Power Well.
If not used, require a weak pull-up(8.2k-10k) to VccDSW3_3







Cougar point EDS PAGE:93 This signal should not be pull high





Cougar point EDS PAGE:93 This signal should not be pull high

MICRO-STAR INT'L CO.,LTD			
MS-AC75			
Size Custom	Document Description CP STRAPS		Rev 2.1
Date: Thursday, June 28, 2012	Sheet	14	of 56



PIN	Function	DESCRIPTION
33	Strap0	XOR Free Mode Enable. Pull-up on Pin33 with 4.7KΩ.
34	Strap1	PS2 Port Tri-state Enable and KBC Disable. Pull-up with 4.7KΩ.



MICRO-STAR INT'L CO.,LTD

MS-AC75

Size C Document Description EC-NCT6681D

Rev 2.1


Date: Thursday, June 28, 2012

Sheet 15 of 56



MICRO-STAR INT'L CO.,LTD		
MS-AC75		
Size Custom	Document Description Reserved	Rev 2.1
Date: Thursday, June 28, 2012		
Sheet 16 of 56		

HDMI1 INPUT



M33-24C02X3-A26





MICRO-STAR INT'L CO.,LTD

MS-AC75

Size C	Document Description HDMI IN	Rev 2.1
Date: Thursday, June 28, 2012		Sheet 17 of 56



PCH

GPIO	Alt Func	Type	POWER	SMI	TOL	DEFAULT	SIGNAL NAME	Pull up or Pull down	BIOS
GPIO0	BMBUSY#	I/O	CORE	Y	3.3V	GPI	NEC_SMIB	Pull-up 10K to VCC3	GPI
GPIO1		I/O	CORE	Y	3.3V	GPI	WLAN2_PWRON		GPO
GPIO2	PIRQE#	I/OD	CORE	Y	5V	GPI	PIRQE#	Pull-up 8.2K to VCC3	No USE
GPIO3	PIRQF#	I/OD	CORE	Y	5V	GPI	PIRQF#	Pull-up 8.2K to VCC3	No USE
GPIO4	PIRQG#	I/OD	CORE	Y	5V	GPI	PIRQG#	Pull-up 8.2K to VCC3	No USE
GPIO5	PIRQH#	I/OD	CORE	Y	5V	GPI	PIRQH#	Pull-up 8.2K to VCC3	No USE
GPIO6		I/O	CORE	Y	3.3V	GPI	BKLT-	Pull-up 10K to VCC3	GPI
GPIO7		I/O	CORE	Y	3.3V	GPI	BKLT+	Pull-up 10K to VCC3	GPI
GPIO8	Unmultiplexed	I/O	Suspend	Y	3.3V	GPO	PCH_GPIO8	Pull-down 1K to GND	No USE
GPIO9	OC5#	I/O	Suspend	Y	3.3V	Native	OC5#	Pull-up 10K to 3VSB	Native
GPIO10	OC6#	I/O	Suspend	Y	3.3V	Native	OC6#	Pull-up 10K to 3VSB	Native
GPIO11	SMBALERT#	I/O	Suspend	Y	3.3V	Native	PCH_GPIO11	Pull-up 10K to 3VSB	No USE
GPIO12	LAN_PHY_PWR_CTRL	I/O	Suspend	Y	3.3V	Native	(NC)		No USE
GPIO13	HDA_DOCK_RST#	I/O	Suspend	Y	3.3V	GPI	SIO_PME#		No USE
GPIO14	OC7#	I/O	Suspend	Y	3.3V	Native	OC7#	Pull-up 10K to 3VSB	Native
GPIO15	Unmultiplexed	I/O	Suspend	Y	3.3V	GPO	SPI_HOLD_GPO#	Internal pull-down	Straps
GPIO16	SATA4GP	I/O	CORE	N	3.3V	GPI	PCH_GPIO16	Pull-up 10K to VCC3	No USE
GPIO17		I/O	CORE	N	3.3V	GPI	WLAN_PWRON	Pull-up 10K to VCC3	GPO
GPIO19		I/O	CORE	N	3.3V	GPI	PCH_GPIO19	Internal pull-up	Straps
GPIO20	PCIECLKRQ2#	I/O	CORE	N	3.3V	Native	PCH_GP20	Pull-down 10K to GND	Native
GPIO21	SATA0GP	I/O	CORE	N	3.3V	GPI	PCH_GPIO21	Pull-up 10K to VCC3	No USE
GPIO22	SCLOCK	I/O	CORE	N	3.3V	GPI	PCH_GPIO22	Pull-up 10K to VCC3	No USE
GPIO23	LDRQ1#	I/O	CORE	N	3.3V	Native	(NC)		No USE
GPIO24	Unmultiplexed	I/O	Suspend	N	3.3V	GPO	PCH_GPIO24	Pull-up 10K to 3VSB	No USE
GPIO25	PCIECLKRQ3#	I/O	Suspend	N	3.3V	Native	USB3_CLKRQ#	Pull-up 10K to 3VSB	Native
GPIO26	PCIECLKRQ4#	I/O	Suspend	N	3.3V	Native	PCIECLKRQ4#	(pull high)	Native
GPIO27	Unmultiplexed	I/O	Deep Sleep	N	3.3V	GPI	DSW_WAKE#	internal pull-up	GPI
GPIO28	Unmultiplexed	I/O	Suspend	N	3.3V	GPO	PLL_ODVR_EN	internal pull-up	Straps
GPIO29	SLP_LAN#	I/O	Suspend	N	3.3V	GPI	SLP_LAN#	Pull-up 10K to 3VSB	No USE
GPIO30	SUSPWRDNACK	I/O	Deep Sleep	N	3.3V	Native	SUSPWRACK	Pull-up 10K to 3VSB	Native
GPIO31	ACPRESENT	I/O	Deep Sleep	N	3.3V	GPI	AC_PRESENT	Pull-up 10K to 3VSB	No USE
GPIO32	CLKRUN#	I/O	CORE	N	3.3V	GPO	PM_CLKRUN#	Pull-up 8.2K to VCC3	
GPIO33	HDA_DOCK_EN#	I/O	CORE	N	3.3V	GPO	HDA_DOCK_EN#	Test Pin	No USE
GPIO34	STP_PCI#	I/O	CORE	N	3.3V	GPI	STP_PCI#	Pull-up 10K to VCC3	No USE
GPIO35	(Mobile Only)	I/O	CORE	N	3.3V	GPO	PCH_GPIO35	Test Pin	No USE
GPIO36	SATA2GP	I/O	CORE	N	3.3V	GPI	PCH_GPIO36	Pull-down 10K to GND	Straps
GPIO37	SATA3GP	I/O	CORE	N	3.3V	GPI	PCH_GPIO37	Pull-down 10K to GND	Straps
GPIO38	SLOAD	I/O	CORE	N	3.3V	GPI	PCH_GPIO38	Pull-up 10K to VCC3	No USE
GPIO39	SDATAOUT0	I/O	CORE	N	3.3V	GPI	GFX_DET		GPI
GPIO40	OC1#	I/O	Suspend	N	3.3V	Native	USB_OC1#	(pull high)	Native






MS-AC751 0A-->1.0 (Synergy BOM)
RN11 , RN12 ,RN14, RN15 unstuff ,
RN20 , RN21 ,RN22, RN23 stuff

R913 , R910 ,R907, R916 ,R920 unstuff ,
R918 , R911 ,R909, R915 ,R919 stuff




MS-AC751 0A-->1.0 (Synergy BOM)

cfg-AC71_UMA change to 680ohm
IGP stuff 680 ohm
GPU stuff 499 ohm





2011.06.29 EMI test unstuff C934 ,C935 ,C936



MICRO-STAR INT'L CO.,LTD

MS-AC75

Size	Document Description	Rev
Custom	HDMI OUT	2.1
Date: Thursday, June 28, 2012	Sheet 10 of 56	



FOR USB DEVICE DISCHARGE ISSUE

[illegible]

FOR USB DEVICE DISCHARGE ISSUE

REAR PANEL USB CONNECTOR FOR USB PORT 2,3

The figure illustrates the wiring for the rear panel USB connector for USB Port 2,3. It includes three diagrams showing the connection of the USB connector pins to the internal components.

Top Diagram: USB Connector Pins to L34


- USB2- (Pin 1) connects to L34 pin 1.
- USB2+ (Pin 2) connects to L34 pin 2.
- USB2- (Pin 3) connects to L34 pin 3.
- USB2+ (Pin 4) connects to L34 pin 4.
- USB2- (Pin 5) connects to L34 pin 5.
- USB2+ (Pin 6) connects to L34 pin 6.
- USB2- (Pin 7) connects to L34 pin 7.
- USB2+ (Pin 8) connects to L34 pin 8.
- USB2- (Pin 9) connects to L34 pin 9.

Middle Diagram: USB Connector Pins to D17

- USB2- (Pin 1) connects to D17 pin 1.
- USB2+ (Pin 2) connects to D17 pin 2.
- USB2- (Pin 3) connects to D17 pin 3.
- USB2+ (Pin 4) connects to D17 pin 4.
- USB2- (Pin 5) connects to D17 pin 5.
- USB2+ (Pin 6) connects to D17 pin 6.
- USB2- (Pin 7) connects to D17 pin 7.
- USB2+ (Pin 8) connects to D17 pin 8.
- USB2- (Pin 9) connects to D17 pin 9.

Bottom Diagram: USB Connector Pins to D17

- USB2- (Pin 1) connects to D17 pin 1.
- USB2+ (Pin 2) connects to D17 pin 2.
- USB2- (Pin 3) connects to D17 pin 3.
- USB2+ (Pin 4) connects to D17 pin 4.
- USB2- (Pin 5) connects to D17 pin 5.
- USB2+ (Pin 6) connects to D17 pin 6.
- USB2- (Pin 7) connects to D17 pin 7.
- USB2+ (Pin 8) connects to D17 pin 8.
- USB2- (Pin 9) connects to D17 pin 9.





Multi Touch

The schematic diagram illustrates a multi-touch interface circuit. It features a USB-to-UART bridge (L27 4P2R-OR) connected to a USB port (USB1+/-) and a multi-touch controller (L91 ESD-AQZ890LC-HP). The multi-touch controller is connected to a USB port (USB1+/-) and a multi-touch sensor (L27 4P2R-OR). The sensor is connected to a multi-touch controller (L91 ESD-AQZ890LC-HP) and a multi-touch sensor (L27 4P2R-OR). The sensor is connected to a multi-touch controller (L91 ESD-AQZ890LC-HP) and a multi-touch sensor (L27 4P2R-OR).




Size Custom	Document Description USB & IR	Rev 2.1
Date: Thursday, June 28, 2012		Sheet 22 of 56


SATA HDD



CPU FAN



SYSTEM FAN





MICRO-STAR INT'L CO.,LTD


MS-AC75

Size	Document Description	Rev
B	SATA /FAN Control	2.1
Date:	Thursday, June 28, 2012	Sheet 23 of 56


VCC1_8REF



CPU_PLL_1_8



VCC2_8



MS-AC751 0A-->1.0 (unstuff)



MICRO-STAR INT'L CO.,LTD

MS-AC75

Size	Document Description	Rev
B	ACPI Controller UPI	2.1

Date: Thursday, June 28, 2012

Sheet 24 of 56

CPU_SA Power

VTT-->CPU_SA





Table 3-10. VCCSA Decoupling Requirements

Capacitance	Qty	ESR (each)	ESL (each)	Filter	Placement	Notes
Aluminum Polymer 500µF	1	7mΩ	1.4nH	Output	As close to RM keep-out as possible	1
10µF 0805 XSR	2	3mΩ	0.51nH	Output	Inside processor socket cavity	1,2,3

Waiting CPU_VTT Ready



CP Power

DDR-->PCH





Table 4-1. V1.05A_PCH Plane Decoupling Recommendations




Bulk Decoupling Location	Qty x µF (size)	ESR, m
1.05S rail for VccCore & VccIO (dedicated)(AMT sku)	1x820uF	21mohm (bulk)
1.05A rail for VccASW (dedicated)(AMT sku)	2x22uF MLCC	
1.05S rail merge with 1.05A rail (non-AMT sku)	1x500uF 2x 22uF MLCC	7mohm (bulk)

Note: Bulk electrolytic capacitors (tantalum or aluminum based) render an aggregate ESR that matches the motherboard impedance budget. Other electrolytic capacitors that render motherboard impedance match can be deemed suitable as long as ripple current ratings and attach rate renders Bulk ESR not significantly different than those shown.



MICRO-STAR INT'L CO.,LTD			
MS-AC75			
Size	Document Description	Rev	
Custom	CP/CPU_SA POWER	2.1	
Date:	Thursday, June 28, 2012	Sheet	25 of 56




DDR III 1.5V POWER



MICRO-STAR INT'L CO.,LTD

MS-AC75

Size Custom	Document Description DDR POWER-NCP5217A 1-Phase	Rev 2.1
Date: Thursday, June 28, 2012		Sheet 26 of 56



1. $R_{ocset} = I_{out} \cdot DCR / I_{ocset}$; $I_{ocset} = 10\mu A$
If $DCR = 1m$; $I_{out} = 20A$, $R_{ocset} = 20A \cdot 1m / 10\mu A \rightarrow R_{ocset} = 2K$
2. $C_{sen} = L / R_{ocset} \cdot DCR$
If $DCR = 1m$; $L = 1U$, $C_{sen} = 1U / 2K \cdot 1m \rightarrow C_{sen} = 0.5U$





Table 3-6. VTTIO Decoupling Requirements

Capacitance	Qty	ESR (each)	ESL (each)	Filter	Placement	Notes
Aluminum Polymer 560μF	3	7mΩ	1.4nH	Output	Various. See layout figures	1
22μF 0805 X5R	9	5mΩ	0.55nH	Output	Inside processor socket cavity	1, 2, 3
0805 placeholders	16				Backside	





Modulize of NCP6151/NCP6131 COLAY (19V VR12)



BOOT VOLTAGE	
RESISTOR VALUE	BOOT VOLTAGE
10K	0V

PWM ADDRESS		
RESISTOR VALUE	SVID ADDRESS FOR VCOE RAIL	SVID ADDRESS FOR V_GT RAIL
10K	0000	0001
25K	0010	0011
45K	0100	0101
70K	0110	0111
95K	1000	1001
125K	1010	1011
165K	1100	1101






MICRO-STAR INT'L CO.,LTD

MS-AC75


Size Custom	Document Description CPU CORE-1(NCP6151)	Rev 2.1
Date: Thursday, June 28, 2012		Sheet 28 of 56

High Side D03-0480900-005 High Side D03-0903B4B-N03
Low Side D03-0480600-005 Low Side D03-0603B2B-N03

+CPU_VCCP Output Caps






12V to 8V 0.5A






+CPU_GFX Output Caps

+CPU_GFX:35A




+CPU_GFX Decoupling







SB_SINK
footprint:HS_37_8X37_8



AURAS (DP103760)



BAT1
BAT-BT-CR2032-RH



CPU1_X1
CPU SOCKET

MSI P/N E21-AC71010-L06


CPU_backplate




AC71 CPU_backplate

PCB1 DEL FOR PRE-BOM

Optical Fiducial Marks-120



Mounting Holes





VRM SINK

PWM MOSFET heat-pipe stand off.



Single End 50ohm




BIOS label




LABEL1

1.0 12/01




GPU Stand off



Title			<Title>	
Size	Document Number			Rev
Custom	MS-AC75			Z.1
Date:	Thursday, June 28, 2012	Sheet	31 of 56	


Reserve debug port 5020

PCH XDP




PCH XDP PWRGD/RESET



	MICRO-STAR INT'L CO.,LTD		
	MS-AC75		
	Size Custom	Document Description XDP CPU & CP	Rev 2.1
	Date: Thursday, June 28, 2012	Sheet 32 of 56	1

2010-02-17
B07-2482D14-R09 change to B07-2482D04-R09




D

C

B

A



MICRO-STAR INT'L CO.,LTD

MS-AC75Size
A


Document Description	Reserv
----------------------	---------------

Rev	2.1
-----	-----


Date: Thursday, June 28, 2012

Sheet 35 of 56

Wireless LAN(Short Card)




TV TUNER(Long Card)



N11-0520040-A81

PCI ExpressR
Mini Card Electromechanical
Specification
Revision 1.2


H8
Spacer
Support
E28-1034010-RH




MICRO-STAR INT'L CO.,LTD


MS-AC75

Size Custom
Document Description MINI-PCIE Slot
Date: 2012/06/26
Sheet 36 of 56





4. MEMORY PARTITION A LOWER 32 BITS



MEMORY PARTITION A SIGNAL CONSTRAINTS

FBA_CLK0	FBA_CLK0	1	SDIFF
FBA_CLK0*	FBA_CLK0*	1	SDIFF
FBA_DQS_WP1	FBA_DQS_WP1	1	SDIFF
FBA_DQS_WP2	FBA_DQS_WP2	1	SDIFF
FBA_DQS_WP3	FBA_DQS_WP3	1	SDIFF
FBA_DQS_WP4	FBA_DQS_WP4	1	SDIFF
FBA_DQS_WP5	FBA_DQS_WP5	1	SDIFF
FBA_DQS_WP6	FBA_DQS_WP6	1	SDIFF
FBA_DQS_WP7	FBA_DQS_WP7	1	SDIFF
FBA_DQS_WP8	FBA_DQS_WP8	1	SDIFF
FBA_DQS_WP9	FBA_DQS_WP9	1	SDIFF
FBA_DQS_WP10	FBA_DQS_WP10	1	SDIFF
FBA_DQS_WP11	FBA_DQS_WP11	1	SDIFF
FBA_DQS_WP12	FBA_DQS_WP12	1	SDIFF
FBA_DQS_WP13	FBA_DQS_WP13	1	SDIFF
FBA_DQS_WP14	FBA_DQS_WP14	1	SDIFF
FBA_DQS_WP15	FBA_DQS_WP15	1	SDIFF
FBA_DQS_WP16	FBA_DQS_WP16	1	SDIFF
FBA_DQS_WP17	FBA_DQS_WP17	1	SDIFF
FBA_DQS_WP18	FBA_DQS_WP18	1	SDIFF
FBA_DQS_WP19	FBA_DQS_WP19	1	SDIFF
FBA_DQS_WP20	FBA_DQS_WP20	1	SDIFF
FBA_DQS_WP21	FBA_DQS_WP21	1	SDIFF
FBA_DQS_WP22	FBA_DQS_WP22	1	SDIFF
FBA_DQS_WP23	FBA_DQS_WP23	1	SDIFF
FBA_DQS_WP24	FBA_DQS_WP24	1	SDIFF
FBA_DQS_WP25	FBA_DQS_WP25	1	SDIFF
FBA_DQS_WP26	FBA_DQS_WP26	1	SDIFF
FBA_DQS_WP27	FBA_DQS_WP27	1	SDIFF
FBA_DQS_WP28	FBA_DQS_WP28	1	SDIFF
FBA_DQS_WP29	FBA_DQS_WP29	1	SDIFF
FBA_DQS_WP30	FBA_DQS_WP30	1	SDIFF
FBA_DQS_WP31	FBA_DQS_WP31	1	SDIFF
FBA_DQS_WP32	FBA_DQS_WP32	1	SDIFF
FBA_DQS_WP33	FBA_DQS_WP33	1	SDIFF
FBA_DQS_WP34	FBA_DQS_WP34	1	SDIFF
FBA_DQS_WP35	FBA_DQS_WP35	1	SDIFF
FBA_DQS_WP36	FBA_DQS_WP36	1	SDIFF
FBA_DQS_WP37	FBA_DQS_WP37	1	SDIFF
FBA_DQS_WP38	FBA_DQS_WP38	1	SDIFF
FBA_DQS_WP39	FBA_DQS_WP39	1	SDIFF
FBA_DQS_WP40	FBA_DQS_WP40	1	SDIFF
FBA_DQS_WP41	FBA_DQS_WP41	1	SDIFF
FBA_DQS_WP42	FBA_DQS_WP42	1	SDIFF
FBA_DQS_WP43	FBA_DQS_WP43	1	SDIFF
FBA_DQS_WP44	FBA_DQS_WP44	1	SDIFF
FBA_DQS_WP45	FBA_DQS_WP45	1	SDIFF
FBA_DQS_WP46	FBA_DQS_WP46	1	SDIFF
FBA_DQS_WP47	FBA_DQS_WP47	1	SDIFF
FBA_DQS_WP48	FBA_DQS_WP48	1	SDIFF
FBA_DQS_WP49	FBA_DQS_WP49	1	SDIFF
FBA_DQS_WP50	FBA_DQS_WP50	1	SDIFF
FBA_DQS_WP51	FBA_DQS_WP51	1	SDIFF
FBA_DQS_WP52	FBA_DQS_WP52	1	SDIFF
FBA_DQS_WP53	FBA_DQS_WP53	1	SDIFF
FBA_DQS_WP54	FBA_DQS_WP54	1	SDIFF
FBA_DQS_WP55	FBA_DQS_WP55	1	SDIFF
FBA_DQS_WP56	FBA_DQS_WP56	1	SDIFF
FBA_DQS_WP57	FBA_DQS_WP57	1	SDIFF
FBA_DQS_WP58	FBA_DQS_WP58	1	SDIFF
FBA_DQS_WP59	FBA_DQS_WP59	1	SDIFF
FBA_DQS_WP60	FBA_DQS_WP60	1	SDIFF
FBA_DQS_WP61	FBA_DQS_WP61	1	SDIFF
FBA_DQS_WP62	FBA_DQS_WP62	1	SDIFF
FBA_DQS_WP63	FBA_DQS_WP63	1	SDIFF
FBA_DQS_WP64	FBA_DQS_WP64	1	SDIFF
FBA_DQS_WP65	FBA_DQS_WP65	1	SDIFF
FBA_DQS_WP66	FBA_DQS_WP66	1	SDIFF
FBA_DQS_WP67	FBA_DQS_WP67	1	SDIFF
FBA_DQS_WP68	FBA_DQS_WP68	1	SDIFF
FBA_DQS_WP69	FBA_DQS_WP69	1	SDIFF
FBA_DQS_WP70	FBA_DQS_WP70	1	SDIFF
FBA_DQS_WP71	FBA_DQS_WP71	1	SDIFF
FBA_DQS_WP72	FBA_DQS_WP72	1	SDIFF
FBA_DQS_WP73	FBA_DQS_WP73	1	SDIFF
FBA_DQS_WP74	FBA_DQS_WP74	1	SDIFF
FBA_DQS_WP75	FBA_DQS_WP75	1	SDIFF
FBA_DQS_WP76	FBA_DQS_WP76	1	SDIFF
FBA_DQS_WP77	FBA_DQS_WP77	1	SDIFF
FBA_DQS_WP78	FBA_DQS_WP78	1	SDIFF
FBA_DQS_WP79	FBA_DQS_WP79	1	SDIFF
FBA_DQS_WP80	FBA_DQS_WP80	1	SDIFF
FBA_DQS_WP81	FBA_DQS_WP81	1	SDIFF
FBA_DQS_WP82	FBA_DQS_WP82	1	SDIFF
FBA_DQS_WP83	FBA_DQS_WP83	1	SDIFF
FBA_DQS_WP84	FBA_DQS_WP84	1	SDIFF
FBA_DQS_WP85	FBA_DQS_WP85	1	SDIFF
FBA_DQS_WP86	FBA_DQS_WP86	1	SDIFF
FBA_DQS_WP87	FBA_DQS_WP87	1	SDIFF
FBA_DQS_WP88	FBA_DQS_WP88	1	SDIFF
FBA_DQS_WP89	FBA_DQS_WP89	1	SDIFF
FBA_DQS_WP90	FBA_DQS_WP90	1	SDIFF
FBA_DQS_WP91	FBA_DQS_WP91	1	SDIFF
FBA_DQS_WP92	FBA_DQS_WP92	1	SDIFF
FBA_DQS_WP93	FBA_DQS_WP93	1	SDIFF
FBA_DQS_WP94	FBA_DQS_WP94	1	SDIFF
FBA_DQS_WP95	FBA_DQS_WP95	1	SDIFF
FBA_DQS_WP96	FBA_DQS_WP96	1	SDIFF
FBA_DQS_WP97	FBA_DQS_WP97	1	SDIFF
FBA_DQS_WP98	FBA_DQS_WP98	1	SDIFF
FBA_DQS_WP99	FBA_DQS_WP99	1	SDIFF
FBA_DQS_WP100	FBA_DQS_WP100	1	SDIFF

MICRO-STAR INT'L CO.,LTD

MS-AC75

Size Custom Document Description **VRAM-A_LOWER** Rev 2.1


Date: Thursday, June 28, 2012 Sheet 42 of 56

www.xinxunwei.com 400-800-9990



2.1

6. MEMORY PARTITION B LOWER 32 BITS




MEMORY PARTITION C SIGNAL CONSTRAINTS

NET	DIFFPAIR	CRITICAL	IMPEDANCE
FBVDQ0	FBVDQ1	1	NOSET
FBVDQ2	FBVDQ3	1	NOSET
FBVDQ4	FBVDQ5	1	NOSET
FBVDQ6	FBVDQ7	1	NOSET
FBVDQ8	FBVDQ9	1	NOSET
FBVDQ10	FBVDQ11	1	NOSET
FBVDQ12	FBVDQ13	1	NOSET
FBVDQ14	FBVDQ15	1	NOSET
FBVDQ16	FBVDQ17	1	NOSET
FBVDQ18	FBVDQ19	1	NOSET
FBVDQ20	FBVDQ21	1	NOSET
FBVDQ22	FBVDQ23	1	NOSET
FBVDQ24	FBVDQ25	1	NOSET
FBVDQ26	FBVDQ27	1	NOSET
FBVDQ28	FBVDQ29	1	NOSET
FBVDQ30	FBVDQ31	1	NOSET


MICRO-STAR INT'L CO.,LTD
MS-AC75
 Size Custom | Document Description **VRAM-B_LOWER** | Rev 2.1
 Date: Thursday, June 28, 2012 | Sheet 44 of 56

7. MEMORY PARTITION B UPPER 32 BITS



UPPER 32 . 63
CMD30 RAS*
CMD15 CAS*
CMD13 WE*
CMD0 N/A
CMD1 N/A
CMD16 CS*
CMD17 N/A
CMD9 A0
CMD11 A1
CMD9 A2
CMD25 A4
CMD10 A5
CMD24 A6
CMD7 A7
CMD21 A8
CMD6 A9
CMD29 A10
CMD23 A11
CMD28 A12
CMD20 A13
CMD4 A14
CMD14 A15
CMD12 BA0
CMD27 BA1
CMD26 BA2
CMD3 N/A
CMD19 CE
CMD2 N/A
CMD18 QDT
CMD5 RS1

FBB_CLK1	FBB_CLK1	1	BOFF
FBB_CLK1*	FBB_CLK1*	1	BOFF
FBB_DQS_WP4	FBB_DQS_WP4	1	BOFF
FBB_DQS_WP4	FBB_DQS_WP4	1	BOFF
FBB_DQS_WP5	FBB_DQS_WP5	1	BOFF
FBB_DQS_WP5	FBB_DQS_WP5	1	BOFF
FBB_DQS_WP6	FBB_DQS_WP6	1	BOFF
FBB_DQS_WP6	FBB_DQS_WP6	1	BOFF
FBB_DQS_WP7	FBB_DQS_WP7	1	BOFF
FBB_DQS_WP7	FBB_DQS_WP7	1	BOFF
FBB_DQS_WP7	FBB_DQS_WP7	1	BOFF



GU49

VRAM

H5TQ2G63DFR-11C

GU29

VRAM

H5TQ2G63DFR-11C

Differential Termination:
Minimize the stub length.




MICRO-STAR INT'L CO.,LTD

MS-AC75


Size	Document Description	Rev
Custom	VRAM-A UPPER	2.1
Date:	Thursday, June 28, 2012	Sheet 45 of 56

8. MEMORY DECOUPLING CAPS


DECOUPLING CAPS FOR ONE MEMORY OF PARTION A LOWER BITS 0-15




DECOUPLING CAPS FOR ONE MEMORY OF PARTION B LOWER BITS 0-15




DECOUPLING CAPS FOR ONE MEMORY OF PARTION A LOWER BITS 16-31




DECOUPLING CAPS FOR ONE MEMORY OF PARTION B LOWER BITS 16-31




DECOUPLING CAPS FOR ONE MEMORY OF PARTION A UPPER BITS 32-47




DECOUPLING CAPS FOR ONE MEMORY OF PARTION B UPPER BITS 32-47







DECOUPLING CAPS FOR ONE MEMORY OF PARTION A UPPER BITS 48-63



DECOUPLING CAPS FOR ONE MEMORY OF PARTION C UPPER BITS 48-63












MICRO-STAR INT'L CO.,LTD

MS-AC75

Size	Document Description	Rev
B	GPIO, JTAG, TEMP SENSOR-NV	2.1
Date:	Thursday, June 28, 2012	Sheet 49 of 56







GF108 64Mx16 HYNIX H5TQ1G63DFR-11C Starp 0x2 15K PD

GF108 128Mx16 HYNIX H5TQ2G63DFR-11C Starp 0x5 30.1K PD



USER_BIT0
USER_BIT1
USER_BIT2
USER_BIT3

Default All SKU(s):
0xF = 45K PU
LVDS Panel EDID Mode

3GIO_PADCFG_LUT_ADR0
3GIO_PADCFG_LUT_ADR1
3GIO_PADCFG_LUT_ADR2
3GIO_PADCFG_LUT_ADR3

Set at HW reset by the PEX_PADCFG Circuit
0x0: Desktop default (normal swing) - 5k PD
0x1: Mobile default (low swing) - 10k PD

PCDEVID_3[0] Definitions (Note Actual DEVID set also depends on PCI_DEVID_4)			
PCI_DEVID_0	GT218	GT216	GF108
PCI_DEVID_1	1000 5K PU GT218-700 0100 25K PD GT218-730	1000 5K PU GT216-600 0100 25K PD GT216-630 1100 25K PU GT216-640 1100 25K PU GT216-950	0000 5K PD GF108-630
PCI_DEVID_2			
PCI_DEVID_3			

VGA_DEVICE 0: 3D DEVICE Set at HW reset by the Device Detect Circuit
1: VGA DEVICE

SMB_ALT_ADDR 0: Thermal Sensor ADR = 0x9E 0x1 = 10K PD

FB_0_BAR_SIZE 0: Default

XCLK_417 0: Default


RAM_CFG[3:0] Definitions			
RAM_CFG_0	GF108 64Mx16 0000 5K PD Reserved 0001 10K PD Reserved 0010 15K PD HYNIX 0011 20K PD SAMSUNG	GT215/6 0001 Reserved 0001 64Mx16 128-ba 15K PU Omron 0010 64Mx16 128-ba 15K PU Hynix 0011 64Mx16 128-ba 20K PU Samsung 0100 Reserved 0101 32Mx16 128-ba 30K PU Omron 0100 25K PD Reserved 0101 30K PD Reserved 0110 35K PD HYNIX 0111 45K PD SAMSUNG	1001 Reserved 1001 64Mx16 64-ba 15K PU Omron 1010 64Mx16 64-ba 15K PU Hynix 1011 64Mx16 64-ba 20K PU Samsung 1100 Reserved 1101 128Mx16 64-ba 30K PU Omron 1101 128Mx16 64-ba 30K PU Hynix 1110 128Mx16 64-ba 35K PU Hynix 1111 128Mx16 64-ba 45K PU Samsung
RAM_CFG_1			
RAM_CFG_2			
RAM_CFG_3			

PEX_PLL_EN_TERM100 0: DISABLED

SLOT_CLK_CONFIG 1: GPU and MCH COMMON REFCLK 0x6 = 35K PD PCDEVID_EXT=0
SUB_VENDOR 1: VBIOS ROM IS PRESENT 0xE = 35K PU PCDEVID_EXT=1



PCI_DEVID_EXT 0: PCDEVID[4] = 0 or 1 (SKU Specific)

GND	3V3
4.99K	0000
10K	0001
15K	0010
20K	0011
24.9K	0100
30.1K	0101
34.8K	0110
45.3K	0111



2.1 Change

2.1 Change



MS-AC751 0A-->1.0 (Synergy BOM)
 RN27 , RN29 ,RN31, RN33 unstuff ,
 RN26 , RN28 ,RN30, RN32 stuff



R1291 , R1293 ,R1297, R1299 ,R1295 unstuff ,
 R1290 , R1292 ,R1296, R1298 ,R1294 stuff







MICRO-STAR INT'L CO.,LTD


MS-AC75

Size	Document Description	Rev
Custom	IGD&NV_SEL	2.1
Date: Thursday, June 28, 2012	Sheet 53 of 56	



LVDS_VDDEN# = LO Power ON
LVDS_VDDEN# = HI Power OFF





MS-AC751 0A-->1.0

Page 21 Stuff R1022,unstuff R1023.
Page 21 Change net "EAPD" from U34 pin 47 to U34 pin2.
Page 15 Add R1167 and R1131.
Page 15 Add net EC_AMP_SD# on EIO pin18.
Page 21 modify U50 shutdown circuit.
Page 21 Unstuff C451,C452,C532,C533.
Page 21 Change L56 connection from PVCC to 5VSB.
Page 21 Unstuff L55.
Page 21 Change C917 and C928 connection from GND to PGND.

MS-AC751 0A-->1.0 (2011.04.11)

Page 21 Change net: HDMI0_CABLE_DET from pin 64 to pin63.
Page 26 Add C103 near the U2 (control V pin) unstuff
Page 17 Add R449 unstuff
Page 31 EMI5 unstuff (BOM)

MS-AC751 0A-->1.0 (2011.04.11)

Page 15, 24,30,54 Add For Scaler 12V power circuit (12V_SC)
Page 21 Amplifier change back to TI 2008D
Page 26 Add EC47 CAP (C71-5610210-S03)
Page 28 Modify:C52,R75,R80 (Power solution)

MS-AC751 0A-->1.0 (2011.04.18)

Page 26 5VSB change to +5VALW (DDR POWER)
Page 14 R145 4.7K change to 1K
Page 26,30 About power LED can't blink ==>add net: DDR_EN
Page 10 Change sensor EMITTER1,EMITTER2 ==>GPIO6 , GPIO7

MS-AC751 0A-->1.0 (2011.04.20)

Page 15 R1103 4.7K change to 1K
Page 39 Add power(GPU)
Page 15 SIO (NCT6681D) MSI PN:B02-0668104-N62
Page 22 J1R1 Change MSI PN:N32-1030870-H06

MS-AC751 0A-->1.0 (2011.04.22) Reference AA71 SCH, modify the points

Page 54 Add C351 CAP unstuff
Page 26 Add EC51 CAP (預留,MSI料號申請中)
Page 38 power sequence VCC5 change to 5VSB , Add C789 , Delete R477

MS-AC751 0A-->1.0 (2011.04.25)

Page 54 R619 unstuff , R612 stuff

MS-AC751 0A-->1.0 (2011.04.29)

EMI Suggestion:
Page 27,39 R774, C674, PR18, PC14 上件 針對低頻150MHz)
Page 30 C1073 改為1000p 上件 (192MHz)
Page 15 LPC_FRAME# 增加10pF to GND near JTPM1 (192MHz)
Page 31 H1與H2 請改為與GND 連接
Page 15 KBRST issue R1149 unstuff , R1152 stuff 1K Ohm

MS-AC751 0A-->1.0 (2011.05.02)

Page 17 R1177 ,R1178 1.8K Ohm chage to 4.7K Ohm
Page 31 M1-M8 modify footprint :H_R394D157_V8
Page 9 RTC : C266 / C267 20P change to 27P
Page 11 RTC : C221 / C222 12P change to 10P
Page 30 PC35 10uF change to 604 Ohm
Page 34 R1232,R1234 100 Ohm change to 33 Ohm,
Page 29 Q20 unstuff , Q49 stuff
Page 11,15 R777 unstuff , R1144 stuff
Page 10 R237 unstuff
Page 28 Thermal balance solutions R97,R694 change to 10K

MS-AC751 0A-->1.0 (2011.06.10)

Page 24 unstuff POWER VCC2_8
Page 30 unstuff SENSORMODULE
Page 11 C221 10P change to 8.2P ,C222 10P change to 12P
Page 54 C440 10uF change to 604 Ohm

MS-AC751 0A-->1.0 (2011.06.29)

Page 19 unstuff C934 ,C935 ,C936
Page 54 R879 10K change to 100K ,C872 0.01u change to 0.1u (panel issue)
Page 54 PANEL SELECT (SYS_ID0,SYS_ID1,SYS_ID2)

MS-AC751 1.0 --> 2.0

Page 39 ~ 52 GPU change N13P-GL
Page 33 Card Reader change 5139
Page 3 ~ 15 Modify THERMTRIP# circuit
Page 21 Modify AUDIO circuit (Add series resistance)
Page 24 Change UPI IC New P/N.
Page 34 Change UPI IC New P/N.
Page 38 Change UPI IC New P/N.
Page 15 Modify PROCHOT# circuit

MS-AC751 2.0 --> 2.1

Page 37 Add 3VA & 5VA for Erp/Eup 0.5W
Page 39 PR26 change to 12Kohm for FBVDDQ OCP (Power team suggest)
Page 28 C48 change to 1000p (Power team suggest)
Page 39 PU3 VDD & VCCP change to VCC5 (Power team suggest)
Page 54 JLVDS1 change to N5A-30F0120-H06
Page 29 EC51 change to C98-4702530-S08 unstuff
Page 15 Remove COM Port from BOM